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Abstract
Voltage references are broadly used in analog and digital systems to generate a DC volt-
age independent of process, supply voltage and temperature (PVT) variations. Conven-
tional band gap references (BGR) add the forward bias voltage across a PN junction
with a voltage that is proportional to absolute temperature to produce an output that is
insensitive to changes in temperature. BGRs generate a nearly temperature independent
reference, of about 1.25 V, and therefore they require a higher supply voltage, which
might not meet the low voltage constraints for low-power applications such as passive
RFID’s, wearable and implantable medical devices. Also, BGRs use resistors that need
more area on silicon. One possible solution to meet the low power requirement is to
operate MOSFETs in subthreshold region. Most often, forward biased PN-junctions of
BGRs are substituted with MOSFETs biased in the subthreshold region and achieves
a supply voltage down to 0.6 V.
This paper presents a sub-1V voltage reference circuit that has only MOS transistors,
all working in subthreshold region with a supply voltage down to 0.45 V and a supply
current of 1nA at room temperature for ultra-low power applications. The circuit is
designed and simulated in 0.13um technology.
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Chapter 1
Introduction
Reference circuits are ubiquitous in modern circuit design. Ranging from regulators to
analog-to digital converters, it is hard to find a block that does not use a reference volt-
age or current to set up its operating point [1]. The major goal of any reference circuit
is to provide as constant a voltage and/or current as possible, irrespective of changes
in the process or environment. Most metrics, such as line sensitivity and variation with
process depend strongly on circuit implementation, and thus must be discussed in the
context of a particular implementation. However, temperature variation is much more
fundamentally related to the choice of topology, and less so with the exact implemen-
tation.
With multiple circuit blocks on a modern System on Chip (SoC) circuit, it becomes
valuable to build a separate reference block that supplies references to all the other
blocks on the chip. This way, the power and area cost of generating an accurate reference
voltage is restricted to a single block.
However, with the recent advent of massive SoC designs, this has become harder
and harder to do. The largest systems have many different circuit blocks, each with
some combination of specifications, which may be mutually incompatible. There can
be multiple modes of operation, each with a different set of requirements. Therefore, it
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has become valuable to develop a reference block that can accommodate many different
sets of specifications, and has multiple power/operation modes.
In this thesis, to address the need of low voltage and low power operation demanded
by battery powered circuits, we propose a topology that generates a reference voltage
based on the difference in threshold voltage of two transistors. The proposed reference
uses a unique two stage architecture, with the first stage acting as a power supply for
the second stage by functioning as a coarse reference. This helps us achieving high
power supply rejection ratio (PSSR). Rest of the thesis is structured as follows:
• Chapter 2 starts with the first known voltage reference in the history followed
by bandgap circuit concept published by Hilbiber, where the voltage variation of
a silicon diode as function of temperature was obtained. Afterwards, following
the evolution of the bandgap references, the most efficient circuit configurations
demonstrated by Widlar and Brokaw are explained. Then, different elements were
used in the same circuit to realize the effects in terms of area, power consumption,
stability and factors referred. Finally, two actual models of bandgap references
will be presented, each one with different structures and using different elements.
• In chapter 3, the implementation of each part of the proposed circuit is explained.
Firstly, the fundamental part of the circuit (Reference Voltage Generator), then
the self-biasing structure is added to the circuit to obtain a current generator
and then the simulation results are shown. Finally, the complete proposed circuit
which includes a pre-regulator block with simulations results are presented.
• In chapter 4, we outline the key specifications and the advantages of the proposed
voltage reference over traditional architectures. After the conclusion, it is possible
to consider a couple of improvements to modify the circuit configuration to obtain
a better performance in a future work.
• Chapter 5 concludes our experimental results and shows future enhancements.
2
Chapter 2
Background and Motivation
This chapter covers the history of voltage references. We begin with describing earliest
known voltage reference then how it’s evolved over time.
2.1 Origin of Voltage Reference
The earliest voltage references were wet-chemical cells such as the Clark cell and Weston
cell, which are still used in some laboratory and calibration applications.
The Clark cell was invented by English engineer Josiah Latimer Clark in 1873. It is
basically a bettery and produced a highly stable voltage [2]. It was later supplanted by
Weston cell which produced a constant voltage output of 1.019 volt and was virtually
independent of temperature change.
With the advent of semiconductor devices, voltage references started taking a new
form: the first milestone for a semiconductor-based reference was the introduction of
the zener diode in the late 1950s [5]. Then, in 1964 Hilbiber described the evolution of
a new reference voltage source with magnitude and stability comparable to the Weston
standard cell. He built a prototype system that showed a nominal ouput of 1.2567 volt
and maintained with a 10 µV envelope for over 12,000 hours [6].
Hilbiber’s circuit works as follows: For an ideal p-n junction, the forward voltage,
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VF , and its temperature dependence, dVF /dT , are a function of current density and the
junction impurity profile. This is given by Shockley’s equation:
pn ' n
2
i
ND
and np ' n
2
i
NA
I = Is
[
exp
(
qV
kT
)
− 1
]
(2.1)
Where Is is the junction saturation current given by
Is = q
(
Dp
Lp
pn +
Dn
Ln
np
)
(2.2)
Where V is the applied voltage and other parameters have their usual meanings. The
temperature dependence of Is is given by
Is = qn
2
i (2.3)
= q
(
Dp
LpND
+
Dn
LnNA
)
(2.4)
where n2i = CoT
3exp
(−EG
kT
)
(2.5)
(2.6)
Thus,
Is ' C1T βpexp
(−EG
kT
)
(2.7)
for a p+n junction, and
Is ' C2T βnexp
(−EG
kT
)
(2.8)
for an n+p junction. β is a constant that takes into consideration the approximate tem-
perature dependence of the diffusion coefficients and diffusion lengths. Unfortunately,
the ideal behavior is not observed for single Ge or Si junctions at normal temperatures.
It has been observed, however, that Equation 2.1 accurately describes the base-emitter
voltage of a transistor as a function of collector current [6].
Then from Equations 2.1 and 2.2, it is possible to express VBE in a Taylor’s series
expansion, as shown in Equation 2.9
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− β
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− 1
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n(n− 1)
(
T
To
− 1
)n
+ ....
}
(2.9)
VBE >
4kT
q
and T < 2To
This equation 2.9 provides a considerable insight into the low-frequency, low-level be-
havior of VBE . It is seen that as junction doping density is increased, VBE increases
and dVBE/dT becomes less negative. An increase of current density also has the same
effect. The curves of Figure 2.1 and Figure 2.2 demonstrate this behavior for the 2N917
and 2N1893 transistors from Fairchild. Although VBE and dVBE/dT are shown as a
function of emitter current, if the current gain is sufficiently high, IB << IC , and the
series expansion can be used with IE substituted for IC . The circuit of the reference
voltage source is shown in Figure 2.3.
Figure 2.1: Forward voltage Vs current for the transistor quasi-diode [6]
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Figure 2.2: The temperature dependence of forward voltage Vs current for the quasi-
diode [6]
if m quasi-diodes of type I and r of type II are used, and r-m=1, then the general
output voltage is given by the equation 2.10 and equation 2.11 shows the output voltage
with the first order temperature dependence eliminated.
VOUT =
kTo
q
[
θ +
(
θ − φ− EG0
kTo
)(
T
To
− 1
)
− φ
2
(
T
To
− 1
)2]
(2.10)
θ = r.ln
IC2
IS2(To)
−m.ln IC1
IS1(To)
φ = rβII −mβI
VOUT = EG0 + φ
kTo
q
[
1− 1
2
(
T
To
− 1
)2]
(2.11)
Here, the third and higher order terms are not included, since for |T − To| < 50oC,
their contribution to the output voltage is less than 20 µV. By choosing the relationship
6
Figure 2.3: The basic circuit of Hilbiber′s reference voltage source [6]
between θ and φ as shown in equation 2.12, It is possible to eliminate the main source
of temperature dependence.
θ = φ+
EGO
kTo
(2.12)
The long-term stability of the voltage source using the 2N917 and the 2N1893 is of the
order of 3 to 5 ppm. This figure arises primarily from variations of the zener diode
in the current source network, which has a stability of about 150 to 200 ppm. Many
variations of the basic circuit are possible, including the use of diodes fabricated from
other semiconductors such as germanium or gallium arsenide. However, it has not been
possible to demonstrate long term stability with devices other than npn silicon planar
transistors.
Thus Hilbiber attempted to find a relationship between VOUT and the bandgap
potential of silicon at zero Kelvin, but found that it was primarily a function of the
semiconductor material used in the two different transistors. He got what he was after,
a much better long-term stability, and stopped at that. Nothing happened for six years,
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when Bob Widlar put in the missing pieces. He recognized that the difference in diffusion
profiles was only a secondary effect and the idea would work better if the two transistors
were made by identical processes [4].
2.2 Widlar’s Bandgap Reference Circuit
If we plot the diode voltage (VBE) over temperature we will notice that it points at
the bandgap potential at absolute zero. This is not strictly a straight line; it is slightly
convex below about 150oC and concave above (it asymptotically approaches zero volts)
[4]. The line in red on the figure below shows the negative temperature dependency gen-
erated by the VBE voltage. With VBE ≈ 750mV and T=300K, ∂VBE/∂T ≈ −1.5mV/K
[7].
Figure 2.4: The principle of a bandgap reference [4]
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If two bipolar transistors operate at unequal current densities, then the difference
between their base-emitter voltages is directly proportional to the absolute temperature.
For example, as shown in Figure 2.5, if two identical transistors (IS1 = IS2) are biased
at collector currents of nI0 and I0 and their base currents are negligible, then
Figure 2.5: Generation of PTAT voltage [7]
∆VBE = VBE1 − VBE2
= VT ln
nI0
IS1
− VT ln I0
IS2
= VT ln(n)
Thus, the VBE difference exhibits a positive temperature coefficient.
∂∆VBE
∂T
=
k
q
ln(n) (2.13)
It can be noticed that, this Temperature Coefficient (TC) is independent of the tem-
perature or behavior of the collector currents.
9
Figure 2.6 shows the conceptual circuit that depicts how a basic bandgap voltage
reference is built.
Figure 2.6: Hypothetical bandgap reference circuit [8]
Thus, by using the negative temperature coefficient of emitter-base voltage in con-
junction with the positive temperature coefficient of emitter–base voltage differential of
two transistors operating at different current densities, Widlar proposed a voltage refer-
ence that can be made at voltages as low as the extrapolated energy band-gap voltage
of the semiconductor material, which is 1.205 V for silicon.
A simplified version of this reference is shown in Figure 2.7. In this circuit, Q1 is
operated at a relatively high current density, the current density of Q2 is about 10 times
lower and the emitter–base voltage differential ∆VBE between the two devices appears
across R3. If the transistors have high current gains, the voltage across R2 will also be
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proportional to ∆VBE . Q3 is a gain stage that will regulate the output at a voltage
equal to its emitter-base voltage plus the drop across R2
Figure 2.7: Widlar′s low voltage bandgap reference in one of its simpler forms [9]
Conditions for temperature compensation can be derived starting with the equation
for the emitter-base voltage of a transistor, which is [10]
VBE = Vg0
(
1− T
T0
)
+ VBE0
(
T
T0
)
+
nkT
q
ln
(
T0
T
)
+
kT
q
ln
Ic
IC0
(2.14)
where Vg0 is the extrapolated energy band-gap voltage for the semiconductor ma-
terial at absolute zero, n is a constant that depends on how the transistor is made
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(approximately 1.5 for IC transistors), IC is collector current, and VBE0 is the emitter-
base voltage corresponding to IC0 at T0
Further, the emitter–base voltage differential between two transistors operated at
different current densities is given by [11]
∆VBE =
kT
q
ln
J1
J2
(2.15)
where is J is the current density. Referring to 2.14, the last two terms are quite small
and can be made even smaller by making IC vary as absolute temperature. At any
rate, the terms can be ignored because they are of the same order as errors caused by
nontheoretical behavior of the transistors that must be determined empirically. If the
reference is composed of VBE plus a voltage proportional to ∆VBE the output voltage
is obtained by adding 2.14 in its simplified form to 2.15:
Vref = Vg0
(
1− T
T0
)
+ VBE0
(
T
T0
)
+
kT
q
ln
J1
J2
(2.16)
Differentiating the expression for Vref with respect to temperature gives us
∂Vref
∂T
= −Vg0
T0
+
VBE0
T0
+
k
q
ln
J1
J2
(2.17)
For zero temperature drift, this quantity should equal zero, giving
Vg0 = VBE0 +
kT0
q
ln
J1
J2
(2.18)
The first term on the right is the initial emitter-base voltage while the second is the
component proportional to emitter-base voltage differential. Hence, if the sum of the
two are equal to the energy bandgap voltage of the semiconductor, the reference will be
temperature compensated.
In practice, for minimum drift, it is necessary to make the output voltage somewhat
higher than was theoretically determined. This tends to compensate for various low-
order terms that could not be included in the derivation. The typical performance of a
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circuit set for minimum temperature drift is shown in Figure 2.8. It should be possible
to get even lower drift as more and more non-idealities of devices are accounted while
designing circuit.
Figure 2.8: Typical temperature characteristic of the low voltage reference [9]
Some of the advantages of this reference that have not been pointed out are that the
emitter–base voltage of n-p-n transistors is the most predictable and well understood
parameter in an integrated circuit. And the generation of the ∆VBE component depends
only on matching, which is easily accomplished in a monolithic circuit. That is why
the initial accuracy of the reference can be controlled easily, eliminating the need of
trimming individual samples for many applications.
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2.3 Brokaw’s Bandgap Reference Circuit
The conventional bandgap circuits then, based on [9] used parallel current paths with
voltage sensing connections between the paths. The parasitic currents exchanged be-
tween the parallel paths are not accounted for in the theory and give rise to beta-
dependent voltage errors and temperature drift [12]. Also, to generate higher voltages
with the conventional circuit, it is necessary to stack junctions to produce a multiple
of the bandgap or use a second amplifier, to multiply the separately stabilized bandgap
voltage, that would in turn worsen the temperature coefficient depends on the multi-
plication factor. To overcome these limitations, Paul Brokaw proposed a design in his
paper entitled ”A Simple Three Terminal IC Bandgap Reference” published in 1974.
The operating principle of the circuit is as below:
In this circuit shown in Figure 2.9, the emitter area of Q2 is made larger than that
of Q1 (by a ratio of 8-to-1 in the example given). When the voltage at their common
base is small, so that the voltage drop across R2 is small, the larger area of Q2 causes
it to conduct more of the total current available through R1. The resulting imbalance
in collector voltages drives the op-amp so as to raise the base voltage. Alternatively,
if the base voltage is high, forcing a large current through R1, the voltage developed
across R2 will limit the current through Q2 so that it will be less than the current in
Q1. The sense of the collector voltage imbalance will now be reversed, causing the op
amp to reduce the base voltage. Between these two extreme conditions is a base voltage
at which the two collector currents match, toward which the op amp drives from any
other condition. Assuming equal α or common base current transfer ratio for Q1 and
Q2, this will occur when the emitter current densities are in the ratio 8-to-1, the emitter
area ratio.
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Figure 2.9: Idealized circuit illustrating Brokaw’s two-transistor bandgap cell [12]
When this difference in current density has been produced by the op amp, there will
be a difference in VBE , between Q1 and Q2, which will appear across R2. This difference
will be given by the expression
∆VBE =
kT
q
ln
J1
J2
(2.19)
Since the current in Q1 is equal to the current in Q2, the current in R1 is twice that in
R2 and the voltage across R1 is given by
V1 = 2
R1
R2
kT
q
ln
J1
J2
(2.20)
Assuming that the resistor ratio and current density ratio are invariant, this voltage
varies directly with temperature T. This is the voltage which is used to compensate the
negative temperature coefficient of VBE .
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The voltage at the base of Q1 is the sum of the VBE of Q1 and the temperature-
dependent voltage across R1. This is analogous to the output voltage of the conventional
bandgap circuit and can be set, by adjustment of R1/R2, to a temperature stable value.
2.4 Other circuit approaches to building BGR
The bandgap reference (BGR) circuits discussed so far basically made up of bipolar
junction transistors that need bipolar IC technology to fabricate. When complemen-
tary metal oxide semiconductor (CMOS) became the technology of choice for digital
circuits in early 70s for various advantages, designers started looking to implement
BGR in CMOS technology. In this section, we will discuss the various changes the
bandgap circuit has undergone to make it viable on CMOS technology and to reduce
the minimum supply voltage requirement, power consumption and area demanded by
various applications especially the battery powered ones.
2.4.1 CMOS Bandgap References
A bandgap reference is basically a bipolar concept. It needs a diode and the difference
between two diodes. And the only diodes good enough are diode-connected bipolar
transistors [4].
Fortunately the PN junction formed by the source-drain (emitter) and n-well (col-
lector) region of p-type MOSFET can be used as a diode.
Such a device had limitations. First, the collector is permanently tied to the lower
supply voltage. Second, the gain (hFE) is very low. To address these limitations the
CMOS substrate were made larger for higher gain and architecture of conventional
bandgap voltage reference was modified as shown in the Figure 2.10.
16
Figure 2.10: A self-biased bandgap reference in n-well cmos [7]
Assume that a stable operating point exists for this self-biased circuit and that the
op amp is ideal. Then the differential input voltage of the op amp must be zero and
the voltage drops across resistors R1 and R2 are equal. Thus the ratio of R2 to R1
determines the ratio of I1 to I2. These two currents are the collector currents of the
two diode-connected transistors Q2 and Q1, assuming base currents are negligible. The
voltage across R3 is
VR3 = ∆VBE = VBE1 − VBE2
= VT ln
I1
I2
IS2
IS1
= VT ln
R2
R1
IS2
IS1
(2.21)
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Since the same current that flows in R3 also flows in R2, the voltage across R2 must be
VR2 =
R2
R3
VR3 =
R2
R3
∆VBE
=
R2
R3
VT ln
R2
R1
IS2
IS1
(2.22)
This equation shows that the voltage across R2 is proportional to absolute temperature
(PTAT) because of the temperature dependence of the thermal voltage. Since the op
amp forces the voltages across R1 and R2 to be equal, the currents I1 and I2 are both
proportional to temperature if the resistors have zero temperature coefficient [8]. The
output voltage is the sum of the voltage across Q2, R3, and R2:
VOUT = VBE2 + VR3 + VR2
= VBE2 +
(
1 +
R2
R3
)
∆VBE
= VBE2 +
(
1 +
R2
R3
)
VT ln
R2
R1
IS2
IS1
= VBE2 +MVT (2.23)
The circuit thus behaves as a bandgap reference, with the value of M set by the ratios
of R2/R3, R2/R1, and IS2/IS1.
2.4.2 Sub-1 V CMOS Bandgap Reference
In the BGR circuits discussed so far, the output voltage Vref is the sum of the built-in
voltage of the diode Vf and the thermal voltage VT of kT/q multiplied by a constant.
Therefore, Vref is about 1.25 V, which limits a low supply-voltage operation below 1 V.
Conversely, in the circuit proposed by Banba et al [13], VREF has been converted
from the sum of two currents; one is proportional to Vf and the other is proportional
to VT . It produced a Vref of 518 mV.
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Figure 2.11: Sub-1 V CMOS BGR proposed by Banba et al [13]
The circuit works as follows: The two currents that are proportional to Vf and VT ,
are generated by only one feedback loop as shown in Figure 2.11. The PMOS transistor
dimensions of p1, p2 and p3 are the same, and the resistance of R1 and R2 is same
R1 = R2 (2.24)
The op-amp is so controlled that the voltages of Va and Vb are equalized
Va = Vb (2.25)
Therefore, the gates of p1, p2 and p3 are connected to a common node so that the current
I1, I2 and I3 becomes the same value due to the current mirror
I1 = I2 = I3 (2.26)
In this case, I1a = I2a and I1b = I2b (2.27)
dVf = Vf1 − Vf2 = VT ln(N) (2.28)
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I2a is proportional to VT
I2a =
dVf
R3
(2.29)
I2b is proportional to Vf1
I2b =
Vf1
R2
(2.30)
Here, I2 is the sum of I2a and I2b, and I2 is mirrored to I3
I3 = I2 = I2a+ I2b (2.31)
Therefore, the output voltage Vref becomes
Vref = R4
(
Vf1
R2
+
dVf
R3
)
≡ Vref prop (2.32)
where, Vref prop =
R4
R2
Vref conv (2.33)
Therefore, Vref prop can be freely changed from Vref conv of 1.25 V and Vref is de-
termined by the resistance ratio of R2, R3 and R4 and little influenced by the absolute
value of the resistance. The transistors p1, p2 and p3 are required to operate in the
saturation region, so that their drain-to-source voltages can be small when the drain-
to-source currents are reduced. Therefore, Vcc can be theoretically lowered to Vf if Vref
is set below Vf [13].
2.4.3 Sub-1 V Low Power Low Area BGR
In 2012, Annema and Goksun proposed a circuit that circumvents the power-area trade
off of conventional sub-1 V BGR. In this architecture shown in Figure 2.12, to break the
power-area trade-off, no resistive averaging or subdivision nor any opamps, high ohmic
resistor or multiple diodes were used.
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Figure 2.12: Schematic of sub-1 V low power BGR proposed by Annema and Goksun
[14]
In this topology, the PMOS transistors MP1 and MP2 operate in subthreshold
region with an exponential behavior (The theory behind the MOSFETs operating in
subthreshold region and related equations will be discussed in next chapter). Then the
generated reference voltage (VREF ) is given by
VREF =
kT
q
Nln(A) +
kT
q
ln
(
Ic(T )
IC,0T η
)
+ Vgap,0 ≈ 1.2V (2.34)
In this relation the faction N equals the ratio between resistors R2 and R1, the factor
A equals the ratio of the current factors of transistors MP1 and MP2, IC(T ) is the diode
current as a function of temperature T, η is a technology and topology dependent factor
typically around 4.
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Figure 2.13: Typical threshold-voltage (VT ) dependency on transistor length in modern
CMOS technologies for 3 temperatures [14]
To get a sub-1V output, an almost temperature independent offset between MP1 and
MP2 was introduced, using the dependency between threshold voltage VT and transistor
length L. A typical VT (L) relation for three temperatures is given in Figure 2.13. On
the x-axis in this figure is the transistor length, starting at minimum length. With
increasing length the VT first increases and then decreases, due to short channel effects.
For the current circuit we selected transistor lengths L1 and L2 for transistors MP1 and
MP2 respectively, yielding an almost temperature independent offset voltage ∆VT . The
results is that now
VREF = N
[
kT
q
ln(A)−∆VT
]
+
kT
q
ln
(
IC(T )
IC,0T η
)
+ Vgap,0 ≈ 1.2V −N∆VT (2.35)
Table 2.1 shows the measurements on silicon.
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Table 2.1: Performance summary [14]
Parameters Value
Technology 0.16 µm CMOS
VDD ≥ 1.1 V
VREF 944 mV
Temp. Range -45oC to 135oC
TC 30 ppm/oC
IDD @ 27
oC 1.4 µA
Area 0.0025 mm2
2.4.4 Voltage reference with no resistor
Here comes an another CMOS BGR circuit with MOSFETs operating in subthreshold
and doesn’t use any resistor. It generates two voltages having opposite temperature
coefficients and adds them to produce an output voltage with a near-zero temperature
coefficient. The resulting voltage is equal to the extrapolated threshold voltage of a
MOSFET at absolute zero temperature, which was about 745 mV for the MOSFETs
used [15].
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Figure 2.14: Schematic of the circuit proposed in [15]
The circuit shown in Figure 2.14 consists of a current source sub-circuit and a bias-
voltage sub-circuit. The current source sub-circuit is a modified β multiplier self-biasing
circuit that uses a MOSFET operating in strong inversion triode region acting as a
resistor. It generates a current IP which is mirrored to bias-voltage sub-circuit that
produces an output voltage VREF given by the equation 2.36
VREF = VGS4 − VGS3 + VGS6 − VGS5 + VGS7
= VGS4 + ηVT ln
(
2K3K5
K6K7
)
= VTH + VGS4 + ηVT ln
(
3IP
K4I0
)
+ ηVT ln
(
2K3K5
K6K7
)
(2.36)
Where, K is the aspect ratio (W/L) of corresponding transistor. Temperature compen-
sation in this circuit is accomplished by adding PTAT voltage - 2nd and 3rd term in the
equation 2.36 - of suitable slope with VTH of CTAT nature. The performance summary
of this circuit is shown in the table 2.2.
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Table 2.2: Performance summary [15]
Parameters Value
Technology 0.35 µm CMOS
VDD 1.4 - 3 V
VREF 745 mV
Temp. Range -20oC to 80oC
TC 7 ppm/oC
IDD @ 27
oC 214 nA
Area 0.055 mm2
Thus, we have discussed the history of voltage reference started as Clarke cell then
superseded by bandgap voltage reference that evolved as a modern voltage reference
circuit implemented with MOSFETs operating in subthreshold region to operate with
sub-1 V supply and consume very low power.
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Chapter 3
The Proposed Design
This section starts with introduction to the theory behind the subthreshold operation
of MOSFETs followed by the development of concept, design and simulation of the
proposed design.
3.1 Transistors Operating in Subthreshold Region
Its important to understand the behavior of MOSFET operating in subthreshold be-
forehand since all the MOSFETs in our proposed circuit operate in subthreshold region.
In this section we will explore the concepts and equations pertaining to subthreshold,
also known as weak inversion regime where the channel is weakly inverted. This will
allow us to design circuits that can operate with small gate voltages much lesser than
the threshold voltage of the transistor.
The Figure 3.1 shows the exponential relationship between the gate voltage and the
channel charge in different region of operation namely, Weak, Moderate and Strong
inversion.
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Figure 3.1: Channel charge Vs gate voltage; VT0 – Threshold voltage [17]
We can think of weak inversion as the region where QI is an exponential function of
gate voltage, strong inversion as the region where QI is a linear function of gate voltage,
and moderate inversion as a transition region between the two. In weak inversion, the
inversion layer charge is much less than the depletion region charge:
QI << QB in weak inversion
Since the substrate is weakly doped, QB is small, and there is not enough charge in
the channel to generate a significant electric field to pull electrons from the source to
the drain. Current flows by diffusion, not drift. Considering diffusion of charge carriers
and concentration gradient in the channel, we can derive the expression for the drain
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current as below:
ID = Io
W
L
exp
(
κVG
VT
)
.
[
exp
(−VS
VT
)
− exp
(−VD
VT
)]
(3.1)
Where, W,L – Width and Length of the transistor
VG, VS , VD – Gate, Source and Drain voltages with reference to bulk terminal respec-
tively. VT is thermal voltage:
VT ≡ kTq ∼= 26 mV at room temperature
Where, T is absolute temperature and Io is a process-dependent constant.
For an n-channel MOSFET:
Ion ≡ 2µnC
′
oxV
2
T
κ
.exp
(−κVT0n
VT
)
(3.2)
Where Cox is the gate oxide capacitance per unit area, VT0n is threshold voltage of
n–channel MOSFET and κ is the gate coupling coefficient that represents the coupling
of the gate to the surface potential:
κ =
Cox
Cox + Cdep
(3.3)
The depletion capacitance Cdep stays fairly constant over the subthreshold region, and
kappa (κ) is usually considered to be constant, although it increases slightly with gate
voltage.
Typical values of I0n range from 10
−15A to 10−12A. The subthreshold gate coupling
coefficient κ is rarely reported in process data. Sometimes, people will report the sub-
threshold slope VT /κ. If it is not given, κ can be calculated by:
κ =
(
1 +
γ
2
√
(1 + α)φF
)−1
(3.4)
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Where, γ =
√
2qεNsub
C ′ox
φF =
kT
q
ln
Nsub
ni
C
′
ox =
εox
tox
The α parameter should be set between zero – for extreme weak inversion, near depletion
mode – and one – for the boundary between weak and moderate inversion – to account
for the slight change in depletion capacitance. Usually, α = 0.5 is a good value to
use for general-purpose use. So all we really need to know is the oxide thickness (to
determine Cox
′) and the channel doping (Nsub) to estimate kappa. In SPICE models,
oxide thickness is called TOX (units = m) and the channel doping is called NSUB or
NCH (units = cm−3).
We can rearrange the terms and rewrite the expression for drain current as:
ID = Io
W
L
exp
(
κVG − VS
VT
)
.
[
1− exp
(−VDS
VT
)]
(3.5)
Where, VDS – Drain to source voltage
For ease of calculation and understanding, let us replace κ with 1/m, assume VS =
0 and grouping of variables differently, then we get the expression below,
ID = SµV
2
T exp
(
VGS − Vth
mVT
)
.
[
1− exp
(−VDS
VT
)]
(3.6)
Where, S =
(
W
L
)
Cox
m− subthreshold slope parameter
VGS − gate to source voltage
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If we are able to keep the voltage VDS greater than 4VT , then ID becomes almost
independent of VDS since exp(−VDS/VT ) << 1 so the last term is approximately equal
to one, and can be ignored. The expression for drain current then simplifies to:
ID = SµV
2
T exp
(
VGS − Vth
mVT
)
(3.7)
3.2 Proposed Circuit
In the previous chapters, starting with the basic zener type voltage reference to more
sophisticated voltage reference that can work with the voltage down to 0.6 V and still
can produce temperature coefficient less than 15 ppm/oC have been discussed. In this
chapter let’s look into the proposed circuit which can work with the supply voltage as
low as 0.45 V and consume power in nano watt range. To achieve a low voltage below
0.5 V operation, the transistors need to be operated in subthreshold regime and as a
consequence, the supply current get reduced to nano ampere range. The development
of the proposed circuit is divided into three different parts:
• Threshold-voltage-difference based reference voltage generator
• Reference voltage generator with start-up circuit and simulation results
• Pre-regulator with start-up circuit and simulation results of complete circuit
3.2.1 Reference Voltage Generator
The reference voltage (VREF ) generating architecture is based on [18] that generates
PTAT voltage but with one difference that the transistors have different threshold volt-
ages as proposed in the [19]. In this section core of the voltage reference circuit will be
presented. The basic concept of our topology is shown in Figure 3.2. In this circuit,
the two transistors M2 and M3 are in the same p-well, which may be connected to the
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source of M2 as body effect is very negligible on M3 since its source terminal is the one
which generates VREF .
Figure 3.2: Reference voltage generating circuit
For VDS > 4VT , ID becomes almost independent of VDS , the transistor is said to be
in saturation and the drain current of MOSFET as shown in the equation 3.6 in section
3.1 simplifies to
ID = SµV
2
T exp
(
VGS − Vth
mVT
)
(3.8)
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Thus, the gate to source voltage VGS ,
VGS = Vth +mVT ln
(
ID
SµV 2T
)
(3.9)
Let us note that, at a first approximation, VT (T ), Vth(T ) and µ(T ) introduce dependence
on temperature. As shown in equation 3.10, it is usually assumed that Vth decreases
linearly with temperature
Vth = Vth(T0) + (kt1 + kt2VBS)
(
T
T0
− 1
)
(3.10)
where Vth(T0) is the threshold voltage at the reference temperature (T0 ≈ 300.15oK).
VBS is the body-to-source voltage of the transistor. Temperature coefficients kt1 and
kt2 have negative values.
Applying Kirchhoff’ voltage law (KVL) on the circuit shown in the Figure 3.2, we get,
VREF = VGS2 − VGS3
= Vth2 +m2VT ln
(
I2
S2µ2V 2T
)
− Vth3 +m3VT ln
(
I2
S3µ3V 2T
)
= (Vth2 − Vth2) + VT ln
(
(S3µ3V
2
T )
m3
(S2µ2V 2T )
m2
I
(m2−m3)
2
)
(3.11)
Thus the reference voltage is the sum of difference between the threshold voltage of the
MOSFETs and the second term that is proportional to absolute temperature (VPTAT ).
Also, the reference voltage value depends only on the difference in threshold voltage of
M2 and M3 since the value of (Vth2–Vth3) is much larger than the second term VPTAT .
A simpler expression for VREF can be obtained considering that, the m parameters of
different regions have similar values then,
m2 = m3 = m
And µ2 = µ3 = µ, then
VREF = (Vth2 − Vth3) + VT ln
(
S3
S2
)
(3.12)
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For the given current, as the temperature rises, the threshold voltage of the MOSFET
decreases with a slope of 1 – 3 mV/oC depending on the fabrication process. Since
M2 and M3 have different threshold voltages by fabrication, they may not have equal
temperature coefficient as shown in the Figure 3.3. So, it’s required to modify the
slope dVth/dT so that (Vth2 − Vth3) stays at constant value for all temperature. This
is achieved by choosing appropriate proportionality factor for VPTAT term in equation
3.12
Figure 3.3: Vth VS Temperature curve of MOSFET for a constant drain current
It can be noticed that, this generated voltage VREF is independent of the current I2
flowing through the transistors and it holds good as long as this current is smaller than
the weak inversion limit and much larger than the leakage currents through gate oxide
and parasitic PN junctions in the MOSFETs. Furthermore, as mentioned before, the
drain to source potential of the transistors must exceed by 4VT in order to maintain them
in saturation. To achieve this, the dimension and threshold voltage of the transistors
need to be chosen appropriately.
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3.2.2 Reference Voltage Generator with Self-biasing
Traditionally we use resistors to bias the current source but, as proposed in [19], M2
and M3 transistors of reference voltage generator can be made self-biased by addition
of one NMOS transistor M1 operating in subthreshold region as shown in the Figure
3.4.
Figure 3.4: Reference voltage generator with self-bias
The transistor M1 converts VREF applied at it’s gate to a current that is mirrored
to reference voltage generating leg. This self-biased configuration is analyzed as follows:
Applying KVL on the loop formed by the MOSFETS M1, M2 and M3 in the Figure
34
3.4, we get,
VGS2 = VGS1 + VGS3
Vth2 +m2VT ln
(
I2
S2µ2V 2T
)
= Vth1 +m1VT ln
(
I1
S1µ1V 2T
)
+ Vth3 +m3VT ln
(
I2
S3µ3V 2T
)
(3.13)
Let ∆Vth = Vth1 + Vth3 − Vth2
and Σm = m1 +m3 −m2
then solving for I1 we get,
I1 =
(
Sm11 S
m3
3
Sm22
) 1
Σm
µV 2T exp
(−∆Vth
ΣmVT
)
(3.14)
If we assume m1 = m2 = m3 = m then
I1 =
(
S1S3
S2
)
µV 2T exp
(−∆Vth
mVT
)
(3.15)
The self-biased structure, which can also be considered as a current generator, is to pro-
vide a current, as given by the equation 3.15, as independent as possible of supply voltage
variations, which compensates temperature effects on VREF . All the transistors in the
proposed solution are Standard Vth(SVT) MOSFETs, except for M2 and M19, which
are High Vth(HVT) MOSFETS. The stability of VREF with VDD variations mainly
depends on the current generator′s insensitivity to supply voltage variations. This char-
acteristic is achieved by means of the self-biased current source architecture, where the
high impedance elements per branch (M7 and M1) are capable of absorbing the supply
voltage variations leaving their current almost unchanged. Significant improvement of
the reference voltage line sensitivity can be obtained by using an additional current mir-
ror, in the self-biased current reference circuit. The use of additional current mirrors in
the current generator that add transistors in stack, increases the minimum achievable
VDD were avoided.
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Figure 3.5 shows the self-biased voltage reference with start-up circuit that ensures
the main circuit to be biased in the desired state. The dimensions of transistors M19-
M25 are chosen in such a way, under normal operating condition, they consume negli-
gible amount of current.
Figure 3.5: Voltage reference circuit with start-up circuit
3.2.3 Minimum Current Consumption
The minimum current consumption is not limited by the operating region of transistors
in the proposed configuration. All |VGS | values are at least 100 mV smaller than the
absolute value of MOSFET threshold voltages. Recalling equation 3.9, it can be stated
that, in principle, there is no lower limit for the current supplied in the subthreshold
voltage reference of Figure 3.5. Nevertheless, the proposed temperature compensation
technique imposes a lower bound for the generated current, as explained below. The
ratio of the dimensions of the transistors M2 and M3 are chosen such a way that the
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negative temperature coefficient of (Vth2−Vth1) slope gets compensated by the positive
temperature coefficient of VPTAT by second terms in the equation 3.12. Moreover, the
technology has a limitation on WMIN/LMAX . Thus the value on minimum current
consumption is imposed.
3.2.4 Minimum Supply Voltage
Considering the voltage reference configuration in the Fig 3.5, the supply voltage will
redistribute as a sum of a VDS and a VGS in both voltage reference generating branch
and the self-biasing branch. Although subthreshold operation does not limit the mini-
mum VGS achievable, in order to generate a current and hence a reference voltage, as
independent as possible of VDD variations, the high impedance transistors, M1 and M7
should absorb at least VDS of 4VT . The maximum working temperature of the proposed
circuit is 125oC, therefore, the minimum VDS value to ensure proper operation, even at
that temperature, becomes 4VT = 137 mV. Consequently, by generating a current given
by the equation 3.15 so that, in each branch, VGS << 4VT , a minimum supply voltage
of 4VT can be achieved with a similar voltage reference architecture regardless of the
process technology chosen. In our specific case, the gate-to-source voltage of M2 need
to be 274 mV at least which means VDD needs to be 411 mV at least and the same rule
applies to self-biasing branch as well. So, the minimum VDD that ensures |VDS | > 4VT
for M1, M4 and M5, will be
V DDMIN > 12VT (3.16)
It can be noticed that the simulations results shown in the Figure 3.7 follows the
equation 3.16.
3.2.5 Analyzing the effect of process variations
The generated voltage given by equation 3.12 is a linear combination of threshold volt-
ages parameters shown in eqnuation 3.10. As usually happens in low-power CMOS
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integrated voltage, the reference voltage is process dependent. Thus, neglecting match-
ing errors, the accuracy of the output voltage is mainly due to the accuracy of threshold
voltages of transistors M2 and M3. Process variations are generally distinguished in
WIthin Die (WID or intra-die) variations and Die to Die (D2D or inter-die) variations
[19]. The first type of variations causes mismatch between transistors of the same chip
and influences the relative accuracy of transistor parameters. Careful layout techniques
[3] and large transistor W/L [7], can help to reduce those effects. D2D variations, in-
stead, influence the absolute accuracy of transistor parameters and their effects are not
compensated in the proposed configuration. Expressing VREF as the threshold voltage
difference between an HVT – NMOS and an SVT – NMOS , the standard deviation of
VREF can be approximated with:
σV REF =
√
σ2HV T + σ
2
SV T (3.17)
Where σHV T and σSV T are the Vth standard deviations of an HVT – NMOS and an
SVT – NMOS, respectively. In equation 3.17, it has been implicitly assumed that
the variation process of the two Vths are independent. i.e., their covariance is zero.
Moreover, assuming that σHV T = σSV T = σV th, it is easy to evaluate the standard
deviation of the voltage reference as [19]
σV REF ≈
√
2σV th (3.18)
The equation 3.18 confirms that the initial accuracy of voltage reference is mainly af-
fected by the threshold voltage variations of the M2 and M3. On the other hand, since
the threshold voltage dependence of temperature, ∆Vth/∆T has small dependence on
process variations, as demonstrated in [19], even the temperature coefficient of the ref-
erence voltage will benefit from a similar behavior with process variations.
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3.2.6 Line Sensitivity
A common parameter used for the evaluation of the reference voltage sensitivity to VDD
variations is the line sensitivity. It is defined as
LS =
(
∆VREF
∆V DD
)
VREF
x100% (3.19)
where ∆V DD is the VDD range of operation: 2 V - 0.45 V = 1.55 V for the proposed
circuit, ∆VREF is the absolute variation of the reference voltage, in the range considered,
and VREF stands for the mean output value. The line sensitivity optimization starts
from the minimization of ∆VREF . Neglecting the effect of the term in square brackets
in equation 3.6 (i.e., considering a VDS ≥ 4VT ), we can write the expression for VREF
derived from small signal analysis on the circuit shown in the Figure 3.2. This expression
shows how the drain voltage of M3 has an effect on VREF when there is a finite resistance
across the drain source terminals of the MOSFETs.
VREF =
VD3
1 + ro3ro2 + gmro3
(3.20)
Where, gm is the small signal transconductance and is same for both the MOSFETs as
the current through them is same. ro2 and ro3 are small signal resistance between the
source and drain terminals which can be calculated as
ro =
mVT
λDI
(3.21)
Where λD is the Drain-Induced Barrier Lowering factor (DIBL). Here, ro is not same
as the one due to the effect of channel length modulation when the transistor operates
with strong inversion. Subthreshold operated MOSFETs do not suffer from channel
length modulation, therefore, for VDS ≥ 4VT , ID will depend on only because of the
DIBL effect. As is well known, the DIBL effect significantly decreases with increasing
channel length [19].
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It can be noticed from the equation 3.21 that, to have better line sensitivity, ro3
has to be kept as high as possible but it comes at a cost – higher the channel length,
higher the area of the MOSFET. It also should be noted that, though the equation 3.21
gives an idea about the importance of keeping ro as high as possible to have better line
sensitivity, this small signal model can not be used for calculating the line sensitivity of
the whole circuit as the VDD varies from 0.45 V to 2 V which needs large signal analysis.
So we resort to simulation results entirely to measure the line sensitivity. Qualitatively,
considering the whole circuit, for line sensitivity minimization, the high impedance
transistors M1 and M7 should also be as along as possible, in order to improve the
stability of the generated current.
This result not only gives a quick evaluation of the expected line sensitivity of the
proposed voltage reference configuration, but can also be extended to every voltage
reference architecture operated in subthreshold region, where only one high impedance
transistor per branch is present. Such architectures are very common in ultra-low volt-
age solutions, where the reduction of transistor stacks helps in lowering the minimum
achievable. In [16], where a two-transistor stack per each branch is present, a minimum
of 0.9 V was attained.
3.2.7 Simulation Results
Cadence – Virtuoso was used for making the circuit schematic and Spectre was used
for simulation. Figure 3.6 and 3.7 show the simulation results from typical corner and
supply voltage VDD set to 450 mV
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Figure 3.6: Bias current, VREF Vs Temperature. VDD = 450 mV
Figure 3.6 shows that the bias current rises exponentially as the temperature is
increased from −40oC and reaches as high as 1.5 nA at 125oC. The VREF versus Tem-
perature curve shows a temperature coefficient of 15 ppm/oC for the same temperature
range.
Figure 3.7 shows how do VREF and bias current change when supply voltage VDD
changes. Here the temperature is kept constant at 27oC. As long as the supply voltage
is lesser than 450 mV which is the minimum voltage required to keep all the transistors
in saturation, the bias current generated by the current generator circuit is not enough
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to create 4VT V across M2 and M3 thereby causing VREF less than the targeted value
of 150 mV. The non-zero line sensitivity and the change in bias current are due to the
DIBL effect when the supply voltage is increased beyond 450 mV as shown in the Figure
3.7.
Figure 3.7: Bias current, VREF Vs Supply Voltage (VDD) at 27
oC
3.2.8 Pre-regulating circuit
The pre-regulating circuit shown in Figure 3.8, is to improve line sensitivity by ab-
sorbing the change in VDD and keeps Va almost constant. It consists of M7 – M18
42
MOSFETs and all of them operate in the subthreshold region. When supply voltage
VDD fluctuates, the variation of IA can be written as
ia = gds17(vdd − va) (3.22)
Where vdd and va are the variation of VDD and VA, and gds17 is drain-source conductance
of M17. Meanwhile, the variation of IE is
Figure 3.8: Pre-regulator circuit with startup circuit
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ie =
va
req
(3.23)
Where req ≈ gm11r011gm16ro9gm12r012gm10
gm11r011 + gm10r011
(3.24)
Where req is the equivalent ground impedance of M9-M12. Since ID is almost constant
and IB, IC , ID and IP are nearly unchanged when VDD fluctuates, ia should be equal
to ie according to krchhoff’s current law.
ie = ia (3.25)
From equation 3.22 and 3.25, we get,
vdd
va
=
1
reqgds11
+ 1 = k (3.26)
Where req and gds11 are very small values and k is a relatively large value.
va =
vdd
k
(3.27)
Therefore, the variation of VA is much smaller than that of VDD.
In the Figure 3.8, the start-up circuit consists of M26-M30, and its aspect ratio
should be chosen carefully to satisfy the power requirement.
As shown in the Figure 3.8, the transistor M16 in the pre-regulating circuit is biased
by the VREF . Cascoding transistors M7 M8 and M9 are to increase the equivalent
ground impedance for lower line sensitivity. The W/L ratio of M17 is chosen larger to
have higher regulated voltage (VDD OUT ) and M11 should be chosen carefully to make
sure that M12 and M16 operate in saturation region.
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Figure 3.9: Complete Proposed Circuit
3.2.9 Simulation results
Figure 3.10 and 3.11 show the simulation result of the entire proposed voltage reference.
Comparing the Figure 3.7 and 3.10 reveals us that the pre-regulator circuit has improved
the line sensitivity substantially from 1333 ppm/volt to 25 ppm/volt. From the graph
3.7, it can be noticed that the pre-regulator circuit takes a head room of only 79 mV.
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Figure 3.10: VREF Vs V DD at Temperature = 27
oC
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Figure 3.11: Total bias current, VDD OUT Vs VDD IN at Temperature = 27
oC
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Chapter 4
Conclusion
4.1 Summary
A low voltage, ultra low power voltage reference circuit designed and simulated in
IBM 0.13 µm CMOS process, is presented. The circuit works with all transistors in
subthreshold region, thus allowing a remarkable reduction of minimum supply voltage
and power consumption while keeping the temperature coefficient as low as 15 ppm/oC.
In this sense, the proposed solution represents a significant advance in low power low
voltage reference circuit design: the average power dissipation is only 2 nW, which is
about one order of magnitude lower than that of the best results found in the literature,
and the minimum supply voltage for correct operation falls to 0.45 V. In addition, a
temperature compensation technique and a simple model for line sensitivity prediction
in subthreshold-operated voltage reference circuits is presented and demonstrated. The
ultra low power and low voltage features of the proposed circuit make it very attractive
for battery-operated electronic applications.
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4.2 Future Enhancement
As discussed in the section 3.2.5, the generated voltage is a linear combination of thresh-
old voltages parameters. Thus, the accuracy of the output voltage is mainly due to the
accuracy of threshold voltages of transistors M2 and M3. Since these MOSFETs belong
to different device type, both intra-die variations and inter-die variations affect the ini-
tial accuracy of VREF . In this case, a trimming circuit is required to increase the initial
accuracy. As the loading effect has direct impact on initial accuracy of VREF and its
temperature coefficient, it should always be connected to gate terminal of a MOSFET
in the next stage. Alternatively, an opamp circuit can permanently be added to the
output of the voltage reference. By doing so, in addition to buffering, scaling of VREF
is also possible.
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